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Abstract—Copper (Cu) dual-damascene interconnects with a
self-formed MnSixOy barrier layer were successfully fabricated.
Transmission electron microscopy shows that approximately 2-nm
thick and continuous MnSixOy layer was formed at the interface
of Cu and dielectric SiO2, and that no barrier was formed at
the via bottom because no oxygen was at the via bottom during
annealing. No leakage-current increase was observed, and electron
energy loss analysis shows that no Cu was in SiO2, suggesting
that MnSixOy layer has sufficient barrier properties for Cu, and
that the concept of self-forming barrier process works in Cu
dual-damascene interconnects. Via chain yield of more than 90%
and 50% reduction in via resistance were obtained as compared
with physical vapor deposited tantalum barrier, because there
is no barrier at the via bottom. In addition, no failure in the
stress-induced voiding measurement was found even after a 1600-h
testing. No failure in electromigration (EM) testing was found, as
the electron flow is from the lower level interconnects through via
up to upper level interconnects even after 1000-h testing. At least,
four times EM lifetime improvement was obtained in the case of
electron flow from upper level interconnect through via down to
lower level interconnects. Significant EM lifetime improvement is
due to no flux divergence site at the via bottom, resulting from
there being no bottom barrier at the via.
Index Terms—Barrier, Cu-alloy, interconnect, reliability.
I. INTRODUCTION
A FTER introduction of the copper (Cu) damascene ordual-damascene interconnects, physical vapor deposition
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(PVD) tantalum (Ta) has been widely employed as a barrier
metal for Cu [1], [2]. Thickness and coverage of barrier layer
affects line resistance and Cu-filling capability into the via
and trench. Another aspect of barrier properties is adhesion to
dielectric and Cu, which is closely related to the reliability, such
as stress-induced voiding (SiV) and electromigration (EM).
As the trench width and via diameter shrink below 100 nm,
it seems to be difficult to obtain the uniform coverage. On
the other hand, although chemical vapor deposition (CVD) of
TiSiN was proposed in order to improve coverage [3], [4], CVD
TiSiN requires high temperature during deposition, resulting in
SiV failure in the lower level interconnects. Moreover, CVD
TiSiN has poor adhesion property to the Cu, which causes SiV
failure in the via as well. PVD/CVD/PVD layered structure is
necessary to suppress the SiV failure [5].
As the trench width and via diameter shrink below 100 nm,
atomic layer deposition (ALD) of WCxNy layer has been pro-
posed in order to obtain thin and conformal coverage [6]. Un-
fortunately, since ALD film has poor adhesion property to Cu,
PVD/ALD/PVD layered structure is essential from the view-
point of reliability [7]. Self-forming barrier technology could be
one of the promising technologies to satisfy the essential prop-
erties of barrier layer. Self-formation technology using a CuX
[X = aluminum (Al), germanium (Ge), magnesium (Mg),
manganese (Mn), and nickel (Ni)] seed layer was examined by
blanket films from the viewpoint of material science [8], [9].
CuMn alloy seed layer was proposed by Koike and Wada [10].
It is also reported that Cu resistivity decreases as the annealing
temperature increases, and that Cu resistivity becomes almost
the same as that of pure Cu in the case of annealing at over
300 ◦C using blanket Mn and Cu films [11]. This self-forming
barrier technology was applied to the Cu dual-damascene inter-
connects [12]. In addition, it was recently reported that low-k
SiOC/Poly-Arylene(PAr) hybrid dielectric Cu dual-damascene
interconnects with self-formed barrier were fabricated suc-
cessfully [13]. This fact suggests that the self-forming barrier
technology using CuMn alloy has application extendibility to
the low-k dielectric Cu dual-damascene interconnects.
In this experiment, this self-forming barrier technology was
applied to Cu dual-damascene interconnects. Very thin and
continuous self-formed barrier MnSixOy layer was realized at
the interface between Cu and silicon dioxide (SiO2) of the in-
terconnect trench and via. Via structure without bottom barrier
was also realized in the Cu dual-damascene interconnects,
which is able to provide an excellent SiV and EM performance.
0018-9383/$20.00 © 2006 IEEE
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Fig. 1. Schematics of the fabrication process for Cu dual-damascene inter-
connects with self-formed MnSixOy barrier layer. (a) Deposition of CuMn seed
layer by sputtering. (b) Cu deposition by electrochemical plating. (c) Annealing
for MnSixOy layer. (d) Removal of excess Cu and Mn by CMP and deposition
of dielectric diffusion barrier.
II. EXPERIMENTAL
A. Self-Forming Barrier Process of Cu Dual
Damascene Interconnects
Process flow employed in this experiment is as follows, and
schematic of self-forming barrier process is shown in Fig. 1.
Process flow of self-forming barrier process:
1) 80-nm thick Cu-2at%Mn alloy deposition by sputtering
as a seed layer [in Fig. 1(a)];
2) electrochemical plating [Fig. 1(b)];
3) annealing at 300 ◦C for 30 min [Fig. 1(c)];
4) Cu and barrier chemical-mechanical polishing (CMP) to
remove MnOx and excess Cu and deposition of dielectric
diffusion barrier SiCxNy [Fig. 1(d)].
During the annealing, Mn reacts with SiO2, resulting in
the forming of MnSixOy layer at the interface, and excess
Mn in Cu will migrate toward the top surface of the Cu and
react with oxygen, resulting in the forming of MnOx. The
fact that excess Mn in Cu migrates toward the top surface of
the Cu and reacts with oxygen is a key point for this self-
forming barrier process [10] After annealing, MnOx on the top
surface was removed by the two steps, Cu and barrier CMP
using conventional slurry. Fig. 2 shows the top view of via
Kelvin pattern after CMP. No corrosion or scratches was found.
After the CMP, dielectric diffusion barrier SiCxNy layer was
deposited by plasma-enhanced CVD (PE-CVD) on the Cu. Al
pad layer and terminal via were formed for electrical proving
and reliability testing.
Fig. 2. Top view of the via Kelvin pattern after CMP by optical microscopy.
Fig. 3. Cross-sectional TEM images of Cu dual-damascene interconnects
with self-formed MnSixOy barrier layer.
III. RESULTS AND DISCUSSION
A. Physical Analysis
First of all, physical analysis by transmission electron mi-
croscopy (TEM) was carried out to know whether or not
self-formed barrier was formed at the interface between Cu
and SiO2 of the trench and via. Fig. 3 shows cross-sectional
TEM image of the Cu dual-damascene interconnects with self-
formed barrier MnSixOy layer. Looking carefully at the magni-
fied area of the trench bottom, it is found that approximately
2-nm thick and continuous MnSixOy layer was formed at
the interface between Cu and SiO2. No MnSixOy was found
at the interface between Cu and SiCxNy dielectric diffusion
barrier. Another important point found in this image is that
no barrier was formed at the via bottom because there was no
oxygen at the via bottom during the annealing. Moreover, twin
grain lies between lower level interconnect and via. It means
that Cu in lower level interconnects and in via completely
coalesced during annealing. Fig. 4 shows TEM images of Cu
dual-damascene interconnects with conventional PVD Ta. The
barrier metal Ta is much thicker than the self-formed MnSixOy
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Fig. 4. Cross-sectional TEM image of Cu dual-damascene interconnects with
conventional PVD Ta.
barrier layer. PVD Ta barrier exists at the interface as well as at
the via bottom. Therefore, the differences between self-formed
barrier and conventional PVD Ta were thickness and existence
of barrier at via bottom. From these TEM images, via structure
with self-formed MnSixOy barrier layer is completely different
from that with conventional PVD Ta.
Fig. 5 shows the Mn and Cu electron energy loss spec-
troscopy (EELS) mapping images of Cu dual-damascene inter-
connects with self-formed MnSixOy barrier layer. It was also
confirmed that continuous Mn layer was at the interface of
the via and trench, and that no Mn was in the SiO2 and Cu.
No Cu was found in SiO2, suggesting that MnSixOy layer has
sufficient barrier properties of Cu, and that the concept of self-
forming barrier process proposed in [10] works for Cu dual-
damascene interconnects.
B. Electrical Characteristics
Leakage current at the intralevel was measured using a
comb pattern with the spacing of 0.14 µm and length of 1 m.
Actual space was corrected by a scanning electron microscopy
(SEM) cross section, and the leakage current was plotted as
a function of applied electrical field as shown in Fig. 6. Both
samples show usual leakage-current and breakdown behaviors.
These facts also suggest that self-formed MnSixOy barrier
layer has sufficient barrier properties for Cu. Leakage current
of the MnSixOy samples is slightly smaller than in the case of
PVD Ta.
The capacitance at intralevel was measured using the comb
pattern with the spacing of 0.2, 0.3, and 0.4 µm and is shown in
Fig. 7. Basically, no difference was found in either sample. This
is probably because, the thickness of MnSixOy layer is so thin
compared with the spacing that employed in this measurement.
Via resistance was measured using a chain pattern of 100 000
vias with the diameter of 140 nm, as shown in Fig. 8. First
of all, more than 90% yield was obtained for both samples.
The criterion of via chain yield is 10 Ω per via. Another
important point in Fig. 8 is that the via resistance of MnSixOy
was almost half that of conventional PVD Ta. As shown in
Fig. 5. (a) and (b) are EELS mapping images of Mn and Cu, respectively.
Fig. 6. Leakage current as a function of applied electrical field.
Fig. 4, there is no bottom barrier at the via bottom, which is
able to eliminate large resistance of barrier metal Ta and two
interfacial resistances of Cu/barrier metal Ta. Therefore, via
resistance can be significantly reduced. This fact is consistent
with the direct contact via structure, which is formed by sputter
etching of barrier metal before Cu seed layer deposition [14].
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Fig. 7. Distribution of capacitance at intralevel. Spaces were 200, 300, and
400 nm.
Fig. 8. Distribution of via resistance. Number of the vias is 100 000 and via
diameter is 140 nm.
The reduction of via resistance is one of the advantages that
this via structure without bottom barrier is able to provide.
C. Reliability Characteristics
SiV measurement was carried out using a via chain with
5-µm wide lower and upper level lines. Diameter and number of
vias are 140 nm and 1200, respectively. The testing temperature
was 225 ◦C, which is the most accelerated condition for PVD Ta
samples [15]. The failure criterion was 10% relative resistance
increase. Fig. 9 shows the relative resistance-increase behavior
of PVD Ta as a function of the square root of the testing time.
Many samples failed within 1000-h testing, and abrupt and
gradual resistance increases were observed in Fig. 9. Fig. 9 also
includes cross-sectional TEM images of SiV testing patterns
after testing. The abrupt and gradual relative resistance increase
corresponds to the void nucleation under the via and in the via,
respectively. Stress-induced void nucleated under the via with
abrupt resistance increase is due to there being no electrical
redundant layer under the via. On the contrary, the barrier
Fig. 9. Relative resistance-increase behavior of PVD Ta samples as a function
of square root of the testing time, including cross-sectional TEM images of the
SiV pattern after SiV testing.
Fig. 10. Relative resistance-increase behavior of self-formed MnSixOy bar-
rier samples as a function of square root of the testing time.
metal Ta barrier served as an electrically redundant layer, which
causes a gradual resistance increase when the void nucleated in
the via. In both cases, nucleation site of the stress-induced voids
must be the Cu/barrier metal Ta interface with the poor adhesion
property. Fig. 10 shows the relative resistance-increase behavior
of MnSixOy samples during the SiV testing. It is surprising
that no sample failed and no resistance increase was observed
even after the 1600-h testing. As explained before, MnSixOy
samples have no bottom barrier at the via, which means no
nucleation site for stress-induced void. In addition, adhesion
property at the MnSixOy/Cu interface must be good because
this MnSixOy layer was formed by a chemical reaction during
annealing. This via structure without bottom barrier is able to
provide an excellent SiV performance.
SiV performance is also affected by the Cu stress concentra-
tion in the via and interconnect trench. The stress concentration
in Cu was simulated using the finite element method (FEM).
Cu dual-damascene structure is assumed to be free before
dielectric diffusion barrier on the top of Cu. The temperature
difference was set to be −150 ◦C from free stress in Cu dual-
damascene structure in this simulation. Fig. 11 shows the stress
distribution in Cu dual-damascene interconnects with/without
15-nm tantalum (Ta) barrier layer at the via bottom (left and
center). It is clearly seen that stress concentration was observed
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Fig. 11. Simulated stress distribution of Cu dual-damascene interconnects.
(a) 15-nm thick barrier layer on the bottom and sidewall of the via and trench.
(b) No barrier at the via bottom. The thickness of barrier layer except via bottom
is 15 nm. (c) No barrier at the via bottom, either. The thickness of barrier layer
except via bottom is 2 nm.
at the bottom barrier [in Fig. 11(a)]. In this simulation, adhesion
property at the interface between Cu and Ta could not be
included. Therefore, tensile stress concentration occurs in the
barrier metal. This stress concentration in barrier metal suggests
that the void is easily nucleated at the interface between Cu
and barrier metal. On the contrary, only stress concentration at
the corner of the via bottom can be found in the case of the
via without bottom barrier as shown in Fig. 11(b). In addition,
a 2-nm thick barrier metal is able to provide lower stress
concentration in the via than in 15-nm thick barrier metal case.
From this analysis and discussion, excellent SiV performance
of self-formed MnSixOy barrier samples is attribute to no void
nucleation site at the via bottom and lower stress concentration
around the via bottom as well as in the via, resulting from there
being no bottom barrier.
EM testing was carried out using a via EM-testing pattern,
which was four-point probable, 100-µm long line with one via
at the cathode end of the line. Ten dummy lines were around
EM-testing line to monitor the leakage current between testing
and dummy lines during the EM testing. The current density
and temperature for accelerated condition were 1 MA/cm2 and
325 ◦C, respectively. The failure criterion was 10% relative
resistance increase, and power supply was stopped at the 20%
increase, individually.
Fig. 12 shows the EM cumulative failure distribution for both
samples. All PVD Ta samples failed within 200 h, and median
time to failure (MTF) and sigma of log-normal distribution for
electron-flow direction of M2 upper line through the via to M1
lower line and M1 line through the via to M2 line are 87 h/0.32
and 118 h/0.42, respectively. They are the usual MTF and sigma
at this accelerated condition. It is surprising that no self-formed
MnSixOy sample for electron-flow direction of M1 line through
Fig. 12. EM cumulative failure distribution of PVD Ta and self-formed
MnSixOy barrier samples. Electron-flow direction of (a) and (b) are from M1
lower line through the via to M2 upper line and M2 line through the via to M1
line, respectively.
the via to M2 line failed even after 1000 h testing. As shown in
Fig. 3, via structure without bottom barrier is able to provide
continuous Cu atom migration through the via. Therefore, no
self-formed barrier MnSixOy sample failed even after 1000-h
testing. This fact is consistent with [14]. On the contrary,
80% of self-formed barrier MnSixOy samples for electron-flow
direction of M2 line through the via to M1 line failed within
500 h. However, MTF is approximately four times as long as
that of PVD Ta sample, suggesting that Cu atom could migrate
through the via. In order to know why 80% of samples failed, all
samples were checked by an optical microscopy. No void was
found in the self-formed MnSixOy barrier sample for electron-
flow direction of M1 line through the via to M2 line because no
sample failed, as shown in Fig. 12. No void was observed in the
PVD Ta sample for electron-flow direction of M2 line through
the via to M1 line, either. This is because, M2 power-supply line
covers the via and M1 line at the cathode side. Fig. 13 shows
the distribution of EM-induced void location from the via. All
EM-induced voids in PVD Ta samples were observed within
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Fig. 13. Distribution of EM-induced void location of PVD Ta and self-formed
MnSixOy barrier samples.
5 µm from the via. It is reported that EM-induced void nu-
cleated within the 10 µm from the via, and the number of
EM-induced voids decreases with increasing the distance from
the via for aluminum (Al) damascene interconnects with flux
divergence site of the via [17], [18]. According to tensile stress
evolution model by EM of Korhonen et al. [19], tensile stress by
EM is generated around the flux divergence site of the cathode,
EM-induced void nucleates around the flux divergence site in
the EM-testing pattern. In the PVD Ta samples, bottom PVD
Ta is the flux divergence site for Cu atom migration. Therefore,
all EM-induced voids were observed within 5 µm from the via,
and their distribution is almost the same as that of Al damascene
interconnects [16], [17]. On the other hand, EM-induced voids
were observed between 20 and 45 µm from the via. This distrib-
ution is completely different from that of self-formed MnSixOy
barrier samples. TEM analysis was carried out to confirm the
EM-induced void in the line. Fig. 14 shows cross-sectional im-
ages of M1 lower level line including EM-induced void (a) and
the via (b) after EM testing. No void was found in or around the
via, suggesting a continuous Cu atom migration through the via.
From this TEM analysis and distribution of EM-induced void,
EM perf ormance is not limited by the via structure without
bottom barrier. Further investigation is needed to clarify the
reason, in which EM-induced void nucleated between 20 and
45 µm from the via for the self-formed barrier samples.
IV. CONCLUSION
Self-forming barrier process using Cu-2at%Mn seed layer
was applied to the Cu dual-damascene interconnects. Approx-
imately 2-nm thick continuous MnSixOy layer was formed
at the interface of the Cu and SiO2 dielectric of the via and
interconnect trench. This thin layer is able to provide low
leakage current at the intralevel interconnects, meaning that
it has a sufficient barrier property for the Cu. From the TEM
analysis, no barrier was formed at the bottom of the via because
of there being no oxygen at the via bottom. This via structure
without bottom barrier provides 50% reduction in via resistance
compared with 15-nm PVD Ta samples and excellent reliability
performance. In the SiV testing, no failure was found even after
1600 h due to there being no nucleation site of the interface at
the via bottom, low stress concentration at the via bottom, and
low stress in the via. In the EM testing, no failure was observed
for electron-flow direction from M1 lower level line through
Fig. 14. Cross-sectional TEM images of Cu dual-damascene interconnects
with self-formed MnSixOy barrier layer after the EM testing with electron flow
of M2 line through the via to M1 line. (a) M1 line including EM-induced void.
(b) via without EM-induced void.
the via to M2 upper level line after 1000 h because of a contin-
uous Cu atom migration through the via, resulting from there
being no bottom barrier of the via. Four times improvement in
EM MTF was obtained for the electron-flow direction of M2
upper level line through the via to M1 lower level line. The
distribution of EM-induced void location and TEM analysis
after EM testing suggest that the EM performance for electron-
flow direction from M2 upper level line through the via to M1
lower level line was not limited by the via structure without the
bottom barrier.
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